Linear data-driven architectures implementing neural network models

M.L. Marchesi, 1 G. Orlandi, 2 F. Piazza 3 and A. Uncini 3

1. DIBE, University of Genoa, Genoa, Italy
2. Dip. INFOCOM, University of Rome 'La Sapienza', Rome, Italy
3. Dip. di Elettronica e Automatica, University of Ancona, Ancona, Italy

Abstract: This paper presents a digital implementation of neural network models, based on a linear array of processors provided with a local memory and locally connected through two data buses, one of which is bi-directional. The main advantages of the proposed architecture are the locality of its connections, a high efficiency and the ability to be expanded and reconfigured easily. For these reasons, this architecture is very suitable both for VLSI implementation and for implementation through an array of DSP processors on a board. The implementation of the multilayer perceptron with backpropagation learning algorithm and of the counterpropagation neural model is discussed in detail. It is shown that, despite the locality of the connections, the degree of parallelism achieved is very high.

1. Introduction

Artificial neural networks (NN) are an emerging computational paradigm characterised by massive parallelism, robustness, fault tolerance and ability to learn by examples. Besides other approaches (such as software simulation on serial machines and analog or hybrid implementations), digital architectures are of great interest for the implementation of such systems owing to their flexibility and speed. However, mapping the NN fine-grained parallelism to parallel processors is a difficult task because interconnecting paths are inherently global and there are very many of them, while they have to be necessarily local and limited in number in digital architectures.

Among the many available models of NN, one of the most widely used is the feed-forward multilayer neural network (MLP) (Rumelhart et al. 1986). Some proposals have already been made in the literature for digital parallel implementations of such a neural network model (Beynon 1987; Forrest et al. 1987; Kamangar et al. 1989; Kung & Hwang 1988; Millan & Bofill 1989). However, the proposed architectures present some disadvantages: presence of non-local connections (Kung & Hwang 1988), difficulties of reconfiguration in terms of number and size of layers (Beynon 1987; Kung & Hwang 1988), communication overhead (Millan & Bofill 1989), and low efficiency when implemented with few processors and if the MLP is not regular (Kamangar et al. 1989).

This paper presents a digital implementation of the multilayer neural network model, based on a linear array of processors provided with a local memory, which tries to overcome these limitations. The main advantages of the proposed architecture are the locality of its connections, a high efficiency (particularly under certain assumptions on the number of neurons per layer) and the ability to be expanded and reconfigured easily. Preliminary results have shown that it can be used both to implement high granularity parallel processors circuits, with a one-to-one correspondence between neurons and processors (Piazza et al. 1989), and to map an MLP composed of many neurons to a limited number of processors (Piazza et al. 1990).

The paper is organised as following. Section 2 presents the proposed architecture in detail, assuming a one-to-one mapping between neurons and processing elements (PE). Section 3 shows how it is possible to apply the same architecture when the number of neurons is higher than the number of PEs. Finally, Section 4 shows how the proposed architecture can also be used to implement a non-MLP neural model efficiently.
2. Fine-grained processors

2.1. The proposed architecture

The multilayer perceptron (MLP) is a well known neural network model (Rumelhart et al. 1986). A concise description is provided in Appendix I, which the equations quoted here refer to. In the classical MLP model, the backward move used for network training is considered to be applied to the neurons of the network by an external supervisor. A neuron is therefore characterised only by equations (A.1) and (A.2). To realise an architecture which implements the MLP in both forward and learning operating mode, each PE (which corresponds to a digital neuron) should be able to compute not only equations (A.1) and (A.2) (the classical neuron) but also equations (A.3), (A.4), (A.5) and (A.6) (the BP algorithm) in the correct sequence. In designing such an architecture, some objectives should be kept in mind:

- keep the length of connections as short as possible;
- make a network ‘configurable’ in terms of number of layers and neurons per layer;
- maximise the computational efficiency in the forward operating mode, through pipelining.

The proposed architecture for a digital implementation of the MLP network (Figure 1) is shown in Figure 1(c). It is composed of a set of PEs and it has the simplest form for such a set: a linear sequence where every processor communicates only with its two nearest neighbours. The folding of the processors on a plane resembles a snake, hence the name of this architecture. Given the total number of PEs, the architecture can be configured to implement a particular MLP topology. Figure 1(b) shows the logical structure that the snake assumes when it is configured to operate as the three-layer network of Figure 1(a).

The snake is in fact just a pipeline processor. Its elements can be viewed as MIMD (Multiple Instruction-stream, Multiple Data-stream) machines, but they actually run the same replicated program. For this reason, it acts more as an SIMD (Single Instruction-stream, Multiple Data-stream) machine, where every PE performs the same operations on different data. Moreover, it is implemented as a data-driven (wavefront) architecture.

Figure 1: The Multi Layer Perceptron and the proposed architecture: (a) the MLP; (b) the logical structure; (c) the physical structure.
to maximise efficiency and to eliminate synchronisation problems for long structures. Finally, it implements the whole MLP model: properly activating the input side, it performs the forward mode and the forward move of the learning mode; properly activating the output side it performs the backward move.

The content of a PE is described in a Pascal-like metalanguage in Figure 2(a), while Figure 2(b) shows its block-level internal structure.

A PE is provided with three input and three output data buses (Chan1, Chan2, Chan3); each bus has a validation signal (Valid1, Valid2, Valid3) that flags if the data carried on the bus are valid. Every processor also has some activation and control lines, not detailed in the figures, which are used to signal its ready or busy state and which let it be activated on the left side (forward move) or on the right side (backward move). A reset line is also present to reset the PE in a known state.

The RAM memory holds the weights W[ ] of the neuron and its inputs Exc[ ], i.e. the outputs of the preceding layer. The value W[0] is the biasing value (threshold) of equation (A.1). For uniformity reasons, it is taken into account setting the corresponding fictitious input Exc[0] to 1. The size of the memory limits the maximum size of neuron layers. The PE is also provided with some registers, a few pre-programmed registers which are used to configure the network, and three programmable counters which make it able to perform the correct sequence of operations. The PE must also be provided with a control unit and with an arithmetic and logic unit able to perform add and multiply operations. Depending on the actual implementation, the control unit is programmable or hardwired. Finally, two look-up tables are used to compute the squashing function \( f() \) and its derivative \( f'(\)‘). The snake can operate in three modes: configuration, forward and learning. During the configuration phase, the initial values of the weights W[ ], and of the threshold W[0], together with the value of Eta, are stored in each PE. Moreover the Position, RevPosition and ExcNumber registers are pre-programmed with respectively the position of the neuron in the layer, the complement to the width of the layer of this value and the number of inputs. Finally, Exc[0] is set to 1. A configuration of the PEs is needed only when the characteristics of the MLP change. A reset signal must be sent to all PEs to initialise them correctly (see Figure 3).

2.2. Forward mode

In forward mode, the computations of equations (A.1) and (A.2) are actually performed. An ideal, fully interconnected MLP would feed all the outputs of a layer into the neurons of the next layer, and compute the weighted sum and the output function in just one step. In the proposed snake, the connections among processing elements

![Figure 2: (a) Description of the content of a digital neuron in Pascal-like metalanguage; (b) the block-level internal structure of a PE (activation and control lines are not detailed).](image-url)
PROCEDURE Reset (VAR PE:Neuron);
{ reset actions }
BEGIN
WITH PE DO
BEGIN
IF Reset=TRUE THEN
BEGIN
< signal busy state >
Index := ExcNumber;
State := 0;
Net := w[0];
< signal ready state >
END;
END;
END;

Figure 3: A description of the neuron reset operation, in Pascal-like metalanguage.

are only local and the global connections among neurons belonging to adjacent layers are obtained by properly computing and passing data through the snake.

In particular, the operations start with feeding the first input sample into the Chan1 bus of the first PE of the snake, turning Valid1 line on and left-activating the neuron (see Figure 4). This neuron takes the input, multiplies it with the corresponding weight, accumulates the result in the Net register, passes both Chan1 and Chan2 (with their corresponding valid lines) to its right side and activates the next neuron. Thus a computational wavefront is created, travelling across the snake in the right-side direction. A new wavefront can be pipelined in the snake as soon as the first neuron is ready. After $N_0$ waves the first PE computes its output Out1. This value is immediately output on the Chan2 bus and propagated concurrently with the last input. When the first output arrives to the end of the first layer, it should be fed into the second layer in the same way as the inputs were fed into the first layer. Therefore, a logical interconnection must be established between the two layers, as shown in Figure 5. The required physical connection can be performed by the last neuron of the layer or can be hardwired during configuration of the snake. When all input samples are fed into the first neuron of the snake, the Valid1 line is turned off; this neuron, however, continues to be left-activated until all the outputs are read out from the last neuron of the last layer (Chan2 bus).

The snake allows pipelining of the data to be processed. In fact, a second input vector can be input into the snake after the first and so on. However, there are some limitations to pipelining. In the hypothesis that all the layers have the same length and that the computation of the output function from the weighted sum of the inputs is performed in the same computing step as the last multiply and accumulate, the input data need not be separated and a full pipelining is achieved, with all PEs computing at every step. If layer lengths differ, the length of a single input sequence must be at least equal to the longest layer of the net. If the longest layer is not the input one, enough no-ops (input data with Valid1 off) have to be inserted between input sequences to satisfy this constraint, thus reducing the pipelining efficiency of the computation.

In real networks, unfortunately, the number of outputs is usually small compared to the number of neurons in the hidden layers, and thus a full pipelining will not be achieved. For such cases the coarse-grained architecture presented in Section 3 can provide a better exploitation of the PE's computing power. Figure 6 gives a detailed description of the forward operating mode of a single PE in a Pascal-like metalanguage.

2.3. Learning mode

The learning phase is divided in a forward and a backward move. The forward move performs the same operations as the forward operating mode but on a single input vector (without pipelining any more input patterns).

The backward move starts when the snake has computed all the outputs of the last layer. The $\sigma^{(n)}_k$ quantities of equation (A.3) are then externally computed and fed into the snake by the Chan3 bus, turning Valid3 on and right-activating the snake (see Figure 7). Each neuron passes the contents of Chan3 and Valid3 to its left side and activates the next neuron of the snake. Thus a computational wavefront is created, travelling across the snake in the left-side direction. When all the $\sigma^{(N)}_k$ samples are fed into the last PE of the snake, the Valid3 line is turned off; this PE, however, continues to be right-activated until the end of the backward move.

After a number of activations equal to the position of the neuron in the last layer, each PE can compute the value of $\delta_k^{(N)}$ (Delta) according to equation (A.4), since Chan3 holds the correct $\sigma^{(N)}_k$ quantity (State = -1). When all the PEs of the last layer have computed their Deltas, the $\sigma^{(N+1)}_k$ quantities begin to be computed in pipeline fashion, with each neuron perform-
PROCEDURE ForwardMode (VAR PE:Neuron);
{ forward mode operations }
BEGIN
  WITH PE DO
  BEGIN
    IF LeftActivated THEN BEGIN
      < signal busy state >
      Right.Chan1 := Left.Chan1;
      Right.Valid1 := Left.Valid1;
      Right.Chan2 := Left.Chan2;
      Right.Valid2 := Left.Valid2;
      { Valid1 on = process inputs }
    END;
    IF Left.Valid1=on THEN BEGIN
      Net := Net+W[Index]*Left.Chan1;
      Exc[Index] := Left.Chan1;
      Index := Index - 1;
      IF Index=0 THEN BEGIN
        { compute outputs }
        OutN := Sigmoid (Net);
        OutD := DerivSigmoid (Net);
        Index := ExcNumber;
        Net := W[0];
        WaitStates := Position;
        State := State + 1;
        END;
      END;
    END;
  END;
  IF State=1 THEN BEGIN
    WaitStates := WaitStates - 1;
    IF WaitStates=0 THEN BEGIN
      Right.Chan2 := OutN;
      Right.Valid2 := on;
      State := 0;
      END;
    END;
  END;
  END;
END;

Figure 6: A description of the neuron forward move, in Pascal-like metalanguage.

Figure 5: The logical interconnections between layers (activation lines are not shown).

Figure 7: The last two neurons of the snake during the backward move (activation lines are not shown).

3. Coarse-grained architecture

In this section, we show how the proposed architecture can also be applied when the number of PEs is lower than the number of neurons. For this purpose, the forward and backward communication channels have to be connected at the ends of the array. Figure 9 shows how this is accomplished with four PEs, preserving the locality of the connections. It is worth noting that, in this case, the computational capabilities of the PEs must be higher than in the previous case, with more registers.

\[
\begin{array}{ccccccc}
\text{off} & \text{off} & \text{on} & \text{on} \\
0 & 0 & \sigma_{NN}^{(N)} & \sigma_{NN}^{(N)} & \sigma_{NN}^{(N)}
\end{array}
\]

\[
\begin{array}{ccccccc}
\text{chan3} & \text{chan3} & \text{chan3} & \text{chan3} & \text{chan3} \\
\text{valid3} & \text{valid3} & \text{valid3} & \text{valid3} & \text{valid3} \\
\text{chan2} & \text{chan2} & \text{chan2} & \text{chan2} & \text{chan2} \\
\text{valid2} & \text{valid2} & \text{valid2} & \text{valid2} & \text{valid2} \\
\text{chan1} & \text{chan1} & \text{chan1} & \text{chan1} & \text{chan1} \\
\text{valid1} & \text{valid1} & \text{valid1} & \text{valid1} & \text{valid1}
\end{array}
\]
PROCEDURE BackwardMove (VAR PE:Neuron);
{ backward move operations }
BEGIN
WITH PE DO
BEGIN
IF RightActivated THEN
BEGIN
< signal busy state >
Left.Chan3 := Right.Chan3;
Left.Valid3 := Right.Valid3;
IF State = 0 THEN
{ wait for a valid input }
IF Right.Valid3-on THEN
BEGIN
State := State - 1;
WaitStates := Position;
END;
IF State = -1 THEN
{ wait for σ then compute δ }
BEGIN
WaitStates := WaitStates - 1;
IF WaitStates = 0 THEN
BEGIN
Delta := Right.Chan3*OutD;
Left.Valid3 := off;
State := State - 1;
WaitStates := RevPosition;
EXIT;
END;
END;
IF State = -2 THEN
{ wait to properly synchronize }
BEGIN
WaitStates := WaitStates - 1;
IF WaitStates = 0 THEN
BEGIN
State := State - 1;
Index := ExcNumber;
Edelta := Eta*Delta;
EXIT;
END;
END;
IF State = -3 THEN
{ build new σs }
BEGIN
Left.Chan3 := Right.Chan3
Left.Valid3 := on;
Index := Index - 1;
IF Index = 0 THEN
BEGIN
State := State - 1;
Index := ExcNumber;
EXIT;
END;
END;
IF State = -4 THEN
{ adapts its own weights }
BEGIN
W[Index] := W[Index]
+ EDelta*Exc[Index];
Index := Index - 1;
IF Index = -1 THEN State := 0;
END;
< wait until next PE is ready >
< activate next PE >
< signal ready state >
END;
END;
END;
END;

Figure 8: A description of the neuron backward move, in Pascal-like metalanguage.

Figure 9: The proposed architecture with N processors.

and more memory. This can be accomplished by using microprocessors designed to operate concurrently as transputers or DSP processors.

It is worth noting that there has already been much work in this area, exploiting both bi-directional and 4-directional links among processors for implementing various neural networks models. Some works on this subject have already been cited in Section 1 (Beynon 1987; Millan & Bofill 1989); other works are Kerckhoffs et al. (1992), Margaritis & Evans (1992) and Zhang et al. (1990).

3.1. The basic architecture

For the sake of simplicity, we suppose that all the layers in the network contain the same number N of neurons and that this number is even. An example net is shown in Figure 10(a). By folding this network on its vertical symmetry axis and projecting the resulting net on the horizontal axis, the structure of Figure 10(b) is obtained. Noting that all the connections among layers are concentrated either inside the projected columns of neurons (the circles in the figure) or between them, it is easy to derive the computing structure of Figure 10(c), where each PE simulates a certain number of columns of neurons (two in the figure) and the two communication channels simulate all the synaptic connections between different PEs. The further connection between the output and the input of the first processing element is useful to simplify the programming task and to gain a higher efficiency. Note that, if P is the total number of PEs, N must be such that N = 2KP where K is an integer greater than 0. The proposed structure may also be derived from the ring architecture in Kung & Hwang (1988), by folding it on the vertical symmetry axis.

Using the symbols reported in the Appendix, if m columns are assigned at every PE, then a generic processing element will simulate the neurons:

\[
\begin{align*}
    s & = 1, \ldots, M \\
    k & = N - i, \ldots, N - i + (m - 1)
\end{align*}
\]

with \( i = 1, 2m - 1, \ldots, N - 2m - 1 \) depending from the PE. Figure 10(d) shows the internal logical structure of the processing chain; the \( k \)-th circle represents the process which simulates the \( k \)-th neuron of every layer in the network. Each PE has three operating modes: Configuration, Forward move and Backward move.
The Configuration phase must start after a reset. During this phase, the number of layers, their widths, the number of neurons to be simulated for each layer and the initial values of the corresponding weights and offsets are fed into each PE by a master processor (possibly a host) attached to the first processor of the chain.

To perform a Forward move, the following steps must be completed for each PE:

1. store the inputs relative to the simulated neurons of the first hidden layer;
2. compute, for every simulated neuron, the term of equation (A.1) relative to its present input;
3. move all the inputs one step clockwise, using the two communication paths;
4. if equation (A.1) is not completed go to step (2), else compute the new activation values of each neuron using equation (A.2);
5. repeat steps (2), (3) and (4) for the next layer, considering the newly computed activations as inputs.

When the last layer has also been simulated, the outputs of the network can be read from each PE. A description of the operations performed by a generic neuron \( n_k \) is given in Figure 11.

To perform a Backward move, the following steps must be completed for each PE:

1. store the \( \sigma \)'s quantities (externally computed by equation (A.3)), relative to the simulated neurons of the last layer;
2. compute, for every simulated neuron, the \( \delta \)s by equation (A.4) and the \( \Delta \delta_k \) terms by equation (A.6);
3. compute, for every simulated neuron, the \( \sigma \)'s quantities of the corresponding neurons of the lower layer. This can be done by pipelining into the structure all the \( \sigma \)s to be computed starting from their own neuron sites. Each neuron adds a term of equation (A.3) to the flowing values, so that at the end of a complete cycle around the structure, each neuron has its own \( \sigma \) correctly computed. Note that this operation is not necessary for the neurons of the layer 1;
4. compute, for every simulated neuron, the weight variations using equation (A.5) by circulating the activations of the lower layer as in the Forward move;
5. repeat steps (2), (3) and (4) for the previous layer, up to the first layer.

The actual updating of the weights and offsets is performed either at each iteration or at the end of a training set. A description of the operations performed by
FOR \( s := 1 \) TO \( M \) DO
BEGIN
\[
\begin{align*}
\text{input} & := o_k \\
\text{net} & := q_k \\
j & := k \\
\text{REPEAT}
\end{align*}
\]
BEGIN
\[
\begin{align*}
\text{net} & := \text{net} + \text{w} \cdot \text{input} \\
j & := j + 1 \\
\text{IF} ( j > N ) \text{ THEN } j & := 1 \\
\text{ELSE}
\end{align*}
\]
\[
\begin{align*}
\text{IF} ( j < k ) \text{ THEN }
\text{< move input one step clockwise >}
\text{ELSE } o_k & := f( \text{net} ) \\
\text{UNTIL} ( j = k )
\end{align*}
\]
END;
\]
\[
\begin{align*}
\text{FOR } \text{ s := M DOWNTO 1 DO}
\text{BEGIN}
\end{align*}
\]
\[
\begin{align*}
\text{d}_k & := s_k \ast f'( \text{net}_k ) \\
\text{D}_k & := h_k \ast \text{d}_k \\
\text{IF} ( s > 1 ) \text{ THEN }
\text{BEGIN}
\end{align*}
\]
\[
\begin{align*}
\text{input} & := d_k \ast \text{w}_k \\
j & := k \\
\text{REPEAT}
\text{< move input one step clockwise >}
\text{IF} ( j > N ) \text{ THEN } j & := 1 \\
\text{IF} ( j < k ) \text{ THEN }
\text{input} & := \text{input} + d_k \ast \text{w}_k \\
\text{ELSE}
\text{S } & := \text{input} \\
\text{UNTIL} ( j = k )
\text{END ;}
\end{align*}
\]
\[
\begin{align*}
\text{ELSE } o_k & := f( \text{net} ) \\
\text{UNTIL} ( j = k )
\text{REPEAT}
\text{< move input one step clockwise > ;}
\text{UNTIL} ( j = k )
\text{END ;}
\end{align*}
\]
\[
\begin{align*}
\text{< Figure 11: Pseudo-Pascal listing of the operations performed by the neuron } n_k^{(s)} \text{ during the forward move. >}
\end{align*}
\]
\[
\begin{align*}
\text{< Figure 12: Pseudo-Pascal listing of the operations performed by the neuron } n_k^{(s)} \text{ during the backward move. >}
\end{align*}
\]
a generic neuron $n_k^{(s)}$, except for the weight and offset updating, is given in Figure 12.

It is easy to see that, under the assumed hypotheses, this architecture can obtain a 100% computational efficiency together with a low communication overhead. Moreover, the computational and communication phases are well balanced, since each internal non-trivial operation corresponds to a data movement among neurons.

### 3.2. Architecture extension

Although the constraints on the number of neurons in the previous section allow many useful MLP structures to be simulated, it is possible to extend the use of this architecture to more general MLP networks. In fact, the constraint that all layers must have the same width ($N_s = N_s, s = 0, 1, \ldots, M$) can be removed. There are three possible cases.

1. The number $N_s$ of neurons of layer $s$ is: $N_s = 2K_s P$ with $K_s = 1, 2, 3, \ldots$ and $s = 0, 1, \ldots, M$. In this case, either more than one item is moved between two neurons ($N_{s-1} > N_s$) or more than one step clockwise is performed by one item across the communication path ($N_{s-1} < N_s$). The operations relative to the forward move of the neuron $n_k^{(s)}$ are described in Figure 13. The backward move is also modified in a similar way.

2. The number $N_s$ of neurons of layer $s$ is: $N_s = (2/K_s) P$ with $K_s = 2, 3, \ldots$ and $s = 0, 1, \ldots, M$. In this case each neuron performs the same operations of case (a) but it is duplicated into two or more processors, since the number of neurons is less than the number of PEs. This strategy is not the most efficient one, i.e. the parallel computational capability of the machine is not fully exploited. In order to increase the overall efficiency, it is convenient to split the weights relative to a neuron among all the PEs which implement that neuron. During the forward move each processor computes some terms of summation (A.1) in parallel, while only the accumulation phase is duplicated over some PEs. A similar behaviour is also shown during the backward move. Thus this strategy allows multiplications to be optimised (since they exploit the full machine parallelism) but not additions (since they are duplicated). Moreover, data movements across the structure are minimised.

3. The number $N_s$ of neurons of layer $s$ is such that it cannot satisfy case (1) or (2). By inserting 'null' neurons (i.e. neurons with their outputs clamped to zero), each number $N_s$ can be transformed to one of the previous cases. Obviously, the price to pay is a reduced efficiency.

```
FOR s := 1 TO M DO
BEGIN
    FOR i := 1 TO ri DO
        input := o \(s-1)_{k+i-1}^i \;
        (s) \(s)_{k+i-1}^i 
        net := Q_{k} \;
        j := (k-1) * ri + 1;
REPEAT
    FOR i := 1 TO ri DO
        net := net + \(s)_{k+i-1}^i * input ;
        j := j + ri;
        IF (j > N_{s-1}) THEN j := 1;
        IF (j <> (k-1) * ri + 1) THEN
            < move input vector rd steps clockwise >
            ELSE o := f (net \(s)_{k}^i ) ;
        UNTIL (j = (k-1) * ri + 1)) ;
END;
```

Figure 13: Pseudo-Pascal listing of the operations performed by the neuron $n_k^{(s)}$ during the forward move in the case (a) of text.
For the sake of clarity in Figures 11, 12 and 13 we have only shown the internal operations of a single simulated neuron. In an actual implementation, however, all the neurons of a single PE are sequentially simulated by a process inside the processor. Thus it is possible to enable the two neuron sub-array inside each PE (on the left-right and right-left communication path respectively) to have a different length, so that the constraints: $N_x$ even, $N_y = 2K_xP$ with $K_x = 1, 2, 3, \ldots$, can be transformed into the less demanding $N_y = K_yP$ with $K_y = 1, 2, 3, \ldots$. Therefore, providing that either the layer widths are a multiple of the number of processors or vice versa, the overall efficiency of the architecture can be kept very high.

It is worth noting that for real networks, with layers composed of many neurons and with a sufficiently high number of PEs, the average performance increases quite linearly with $P$, although the constraints cannot be strictly satisfied, as will be shown in Section 5. Other implementations found in the literature (Kerckhoffs et al. 1992; Margaritis & Evans 1992; Zhang et al. 1990) use a careful scheduling system together with load balancing to increase efficiency. Such systems make use of four or more links among processors and are much more complicated than our approach as regards implementation, programming and testing, while not providing substantial advantages.

4. Implementing the CPN with the proposed architecture

4.1. The counterpropagation network

Although the presented architecture has been designed with the MLP with the BP learning algorithm in mind, its application to other NN models has also been exploited. In this section we present and discuss the implementation of Hecht-Nielsen's CPN (Hecht-Nielsen 1988).

Basically, CPN is a statistically optimum self-programming look-up table. Since CPN is a combination of Kohonen and Grossberg models, this implementation also gives useful hints for implementing these neural models on our architecture.

Let us denote a generic vector in $R^n$ with $x$ and a generic vector in $R^m$ with $y$. The purpose of CPN is to learn a mathematical mapping from $R^n$ to $R^m$ by a set of (possibly corrupted) examples $\{x_i, y_i\}$ and to reconstruct the best matching samples of corrupted inputs $(x', y')$. This task is accomplished by building a look-up table approximating the mapping. Figure 14 shows the CPN architecture, arranged in a different way than in Hecht-Nielsen (1988). Appendix 2 gives a detailed description of CPN learning and the appropriate definition of symbols.

4.2. CPN implementation with the linear array

Implementing CPN using the linear array of PEs is a non-trivial problem, as operations like the computation of the maximum and the notification of this maximum to all middle neurons are inherently sequential and involve passing data forward and backward in the array. Moreover, only $n + m$ weights in the middle layer are updated and only by the winner neuron for every input, which blocks the whole net until it is accomplished.

The proposed implementation, however, takes full advantage of the couple of forward data buses and exploits the parallel execution of operations as much as possible. The first $P_0$ PEs of the snake are assigned to the middle layer (middle PEs), while the subsequent $P_1$ PEs are assigned to $z$- and $y$-layers (outstar PEs). Data always pass in pairs through buses. To save time, at the expense of a greater memory requirement in PEs, the middle neurons’ weights are updated in parallel for the winner neuron belonging to each PE. The updated values, however, actually become the new weights only for the winning middle neuron with maximum weighted sum, and are discarded by the others. In the following we shall assume that $P_0 \leq N$ because usually, in real applications, $N$ is quite high. An extension to the case, $P_0 > N$, is possible, following the approach presented in the previous section.

Figure 15 shows the array and the mapping of middle, $x$- and $y$-neurons to PEs. In this implementation, each middle PE is assigned $K_0 = \lceil (n + m)/P_0 \rceil$ neurons, including possible dummy neurons if $N < K_0P_0$ (the operator $\lceil x \rceil$ means the lowest integer greater than or equal to $x$). The middle PEs store $K_0(n + m)$ weights but need an extra amount of memory to store the input vectors and the updated weights. So, the total amount of memory needed by middle neurons is $(K_0 + 1)(n + m)$ words. Outstar PEs hold $K_1 = \lceil (n + m)/P_1 \rceil$ $z$- and $y$-neurons. As outstar neurons have $N$ weights, outstar PEs hold $K_1N$ weights, needing the same amount of memory words.

The implementation of CPN on the array starts with the loading of $x$ and $y$ vectors components into all middle PEs. Such loading is performed by pipelining data in pairs through the snake. Each PE, when all input data are fed into its memory, starts the computation of the inner products $I_k$ relative to its neurons. When this computation is finished, it finds the maximum sum among its neurons. Each PE computes the maximum weighted sum among all middle neurons, $I_k$, by comparing its local maximum sum with the maximum sum related to preceding PEs, which is passed forward through the snake immediately after the completion of the previous computation. The value of the highest weighted
Figure 14: The CPN architecture.

Figure 15: Mapping CPN architecture to the array of processing elements.
sum of the preceding neurons is forwarded in bus 1 and the index of the corresponding neuron in bus 2. This pair of data enables every PE to compare its own maximum weighted sum with that of the preceding neurons, and to forward the value and index of the higher. After this comparison, middle PEs compute the updated weights of their neuron with the highest weighted sum using equation (A.8) and store them apart. As already said, only the winner middle neuron will actually use these updated weights.

When the highest weighted sum of inputs arrives at the last PE of the middle layer, this PE is able to compute the highest weighted sum, \( I_k \), definitely. The PE then passes the index of the winner neuron, \( k \), both forward on bus 1 and backward on bus 3. As the index of the winner neuron is passed backward through middle PEs, the PE holding the winner neuron recognizes its index and actually updates its weights. The other PEs discard updated weights. When the index of the winner neuron reaches the first PE of the array, this is ready to accept a new input, provided that its weight updating has already ended and that there is no data collision with weight updating of outstar PEs. Otherwise, a new input pair \((x'', y'')\) can be presented only after such updating is completed.

The processing made by PEs assigned to outstar layers is much simpler than that of middle layer PEs. Each PE takes in input and passes the presentation of the input pair \((x, y)\) forward, holding the couple of \( x \) or \( y \) components corresponding to the neurons it is assigned to. If the first outstar PEs are assigned \( z \)-neurons and the last one are assigned \( y \)-neurons, when the index of winner middle neuron, \( k \), arrives in bus 1, the first PE passes it forward and, in the next moves, passes forward the weights \( u_{1k}', u_{2k}', \ldots \) of the \( z \)-neurons it is assigned to. In the same move, it starts updating these values by applying equations (A.10) and (A.12) to them. Each other PE of the outstar layer, on receiving the index of the winner middle neuron on bus 1, holds it, then, passes forward all the outputs of the preceding outstar PEs, and eventually forwards the proper weights of its neurons. In this way the architecture outputs the inputs to the two forward buses in the order: \((x_1, x_2), (x_2, x_3), \ldots, (x_{n-1}, x_n), (y_1, y_2), \ldots, (y_{m-1}, y_m)\); then, on bus 1, the index of the winner middle neuron, \( k \), and eventually the best estimate of the input pair, according to CPN, in the order: \((u_{1}', u_{2}')', (u_{2}', u_{3}')', \ldots, (u_{n-1}', u_{n}')', (u_1, u_2), \ldots, (u_{m-1}, u_m)\).

5. Performance evaluation

5.1. Architecture performance

In this section an estimate is given of the performance of the presented architectures, which results in formulae giving the speed-up with respect to a sequential computer with the same power of a single PE. These formulae are then used to compute the actual performance on some typical NN configurations found in real problems.

The main assumption behind the given performance estimate is that only four main operations are relevant to the computing time: multiplication, sum, data exchange on a bus between two different PEs and look-up table search. All other operations, including retrieving and writing data from and to memory, data exchange between registers, and retrieving and execution of micro-instructions, are either negligible or are included in these four main operations. The times elapsed to execute these main operations are \( t_M, t_S, t_D \) and \( t_L \), respectively. In a typical 1.5\( \mu \)CMOS implementation with 10 bit word, these times could roughly be:

\[
t_M = 40\ \text{ns},\ t_S = 20\ \text{ns},\ t_D = 15\ \text{ns},\ t_L = 40\ \text{ns}\quad (1)
\]

The total numbers of operations in MLP forward and backward moves, and in a CP move, are easily computed, as well as the corresponding times on a sequential computer. Data exchange time inside the processor is neglected, apart from time needed for data input and output. Using the symbols introduced in Appendices 1 and 2, these times are:

\[
\text{(Forward move in MLP)}
\]

\[
\begin{align*}
\text{TF} &= \sum_{h=1}^{M} N_h (t_M N_{h-1} + t_S N_{h-1} + t_L) \\
&\quad + (N_0 + N_M) t_D
\end{align*}
\]

\[
(2)
\]

\[
\text{(Backward move in MLP)}
\]

\[
\begin{align*}
\text{TB} &= N_M (t_S + t_D) + \sum_{h=1}^{M-1} N_h (t_M(2 + N_{h-1}) + t_S(1 + N_{h-1}) + t_L) \\
&\quad + \sum_{h=1}^{M} N_h \left[ t_M(2 + N_{h-1}) + t_S(1 + N_{h-1}) + t_L \right]
\end{align*}
\]

\[
(3)
\]

\[
\text{(Overall move in CP)}
\]

\[
\begin{align*}
\text{NC} &= (n + m) \left[ N(t_M + t_S) + 2t_M + 4t_S \right] \\
&\quad + 2 \left[ (n + m)/2 \right] t_D
\end{align*}
\]

\[
(4)
\]

In CP we assume that data are input and output in pairs in the sequential PE, as in the snake. We characterise MLP networks with BP learning algorithm using three elapsed times: the time needed to process a single datum in forward mode, the time needed for a BP
step (one sample presented to the MLP, propagated forward and then backpropagated), and the time between two consecutive inputs in forward mode, when the MLP processes data pipelined one after the other. In the case of the simplest snake architecture, presented in Section 2, a step-by-step analysis of the performed computations leads to the following formulae yielding the total elapsed time to process a sample in forward and in backward mode:

\[
\text{(Forward move)}
\]

\[
TF_1 = \sum_{h=1}^{M} \left[ \frac{(N_{h-1} + N_h - 1)}{t_M + ts + t_L} \right] + N_M t_D \tag{5}
\]

\[
\text{(Backward move)}
\]

\[
TB_1 = N_M t_D + ts + \sum_{h=2}^{M} \left[ \frac{(N_{h-1} + N_h - 1)}{t_M + ts + t_D} \right] + (N_0 + 1)(t_M + ts) + M(t_L + t_M) \tag{6}
\]

The formula yielding \(TB_1\) is valid if the first layer, compared with subsequent ones, has a sufficient number of neurons to ensure its weight updating after all other layers. If not, equation (6) must be rewritten and becomes much more complicated. As with most MLP used, in practice the layer size does not increase from one layer to another; in such cases we will not go into any further detail.

The time between the corresponding components of two input sequences in pipelined forward mode is the following:

\[
TP_1 = N_{\text{max}}(t_M + ts + t_D) + t_L \tag{7}
\]

where \(N_{\text{max}}\) is the number of neurons of the longest layer of the MLP.

In the case of the architecture presented in Section 3, these formulae become more complicated as a new parameter has to be taken into account: the number of neurons of each layer contained in a single PE. If \(P\) is the number of PEs and \(N_s\) the number of neurons belonging to the \(s\)-th layer, let us define the number \(m_s\):

\[
m_s = \left\lfloor \frac{N_s}{2P} \right\rfloor \quad \text{if } N_s > P
\]

\[
m_s = \left\lfloor \frac{1}{2P/N_s} \right\rfloor \quad \text{if } N_s \leq P \tag{8}
\]

which is the number of columns of two neurons contained in each PE or, conversely, the reciprocal of the number of PEs containing the weights of a column of two neurons. The operator \([z]\) means 'the biggest integer lower than or equal to \(z\). To compute the time of the backward move we need also to define the number \(X_s\):

\[
X_s = \begin{cases} 2m_s(t_M + t_L) & \text{if } N_s > P \\ t_M + t_L + (1/m_s - 1)t_D & \text{if } N_s \leq P \end{cases} \tag{9}
\]

Lastly, let us define the numbers \(G_s\) and \(t'_D\):

\[
G_s = \max\{N_s, 2P - 1\}, \quad s = 0, 1, \ldots, M \tag{10}
\]

\[
t'_D = \begin{cases} 0 & \text{if } P = 1 \\ t_D & \text{if } P > 1 \tag{11}\end{cases}
\]

The total times to process a sample in forward and backward mode are:

\[
\text{(Forward move)}
\]

\[
TF_2 = \sum_{h=1}^{M} \left[ \frac{2N_{h-1}m_h}{t_M + ts + t_D} + G_{h-1}t'_D + t_L[2m_h] \right] + t_D(G_0 + G_M) \tag{12}
\]

\[
\text{(Backward move)}
\]

\[
TB_2 = G_M t_D + ts[2m_M] + \sum_{h=1}^{M-1} \left[ \frac{2N_{h-1}m_{h+1}}{t_M + ts} + G_h t'_D \right] + \sum_{h=1}^{M-1} \left[ X_h + (N_{h-1} + 1)m_h \right] \tag{13}
\]

With this second architecture it is not possible to pipeline a new sample into the snake while the preceding is still being processed, so the time between two subsequent inputs is always \(TF_2\).

Finally, the CP network can be characterised again in terms of the time it takes to process an input completely and of the time delay between two input samples fed one after the other in pipelining. Using the same notation of Appendix 2, the time needed to process an input sample can be easily computed by adding together the time needed to process data in the middle layer, \(T_1\):
\[ T_1 = \left[ \frac{(n + m)}{2} \right] t_D + \left[ (n + m)K_0(t_M + t_s) \right] + P_0 t'_D \]  
(14)

(where, similarly to equation (11), \( t'_D = 0 \) if \( P_0 = 1 \) and \( t'_D = t_D \) otherwise), and the time to pass data in the outstar layer, \( T_2 \)

\[ T_2 = (P_1 + 1 + [(n + m)/2]) t_D \]  
(15)

The time delay between two pipelined input samples, \( T_C \), is the maximum among the time \( T_3 \) needed to notify the winner to the first PE

\[ T_3 = T_1 + (P_0 - 1)t'_D \]  
(16)

the time \( T_4 \) needed by the first PE to upgrade the weights of its winner neuron

\[ T_4 = \left[ \frac{(n + m)}{2} \right] t_D + \left[ (n + m)K_0(t_M + t_s) \right] + t'_D + (n + m)(t_M + 2t_s) \]  
(17)

and the time \( T_5 \) needed by the first outstar PE to upgrade the weights relative to the winner neuron

\[ T_5 = \left[(n + m)/P_1\right](t_M + 2t_s) \]  
(18)

Therefore

\[ T_C = \max[T_3, T_4, T_5] \]  
(19)

5.2. Architecture evaluation

To evaluate the proposed architectures, we chose some typical neural networks used in real problems. For MLP, we considered four different networks: two of them are quite small, but MLPs of this size are frequently found in the literature as processing blocks in bigger systems. In terms of number of neurons for each layer, their sizes are: 20, 15, 8 and 24, 10, 10, 1. The third MLP is bigger and is used by the authors to recognise ASCII characters of different fonts, given their pixel matrix 8 × 14. The size of the network is 112, 32, 8. Eventually, the fourth MLP is derived from Sejnowski & Rosenberg (1987) and has layers of size 203, 60, 26.

Table 1 shows a comparison of the times needed to compute a pipelined forward move and a backpropagation step for such MLPs, on a sequential computer and on the snake architecture presented in Section 2. The gain obtained with the snake when data are pipelined ranges from 55% to 75% of the number of PEs, exploiting the parallelism very well. During the learning, the gain is lower but still sensible, exploiting the parallelism at a rate of about 25% to 50%. The overall performance of the snake is also very good for the biggest MLP. Processing a BP move in 45.7 μs for the fourth MLP means a speed of 300 MCUPS (Mega Connection Updates Per Second) with the CMOS implemention mentioned above. This speed is also very competitive in comparison with data which recently appeared in the literature (Eppler et al. 1991).

The snake architecture proposed in Section 3 allows the number of PEs to be varied. Figure 16 shows the result for the first three MLPs of the above example, in terms of speed gain over a sequential computer, while Figure 17 shows the same results in terms of percentage of exploited parallelism. Only results on the forward
Table 1: Performance of the simplest snake architecture on some MLP networks. Times to perform a forward move pipelining data and to perform a complete BP step on an I/O pair are reported. Times are in microseconds.

<table>
<thead>
<tr>
<th>MLP (layer sizes)</th>
<th>20/15/8</th>
<th>24/10/10/1</th>
<th>112/32/8</th>
<th>203/60/26</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of PEs</td>
<td>23</td>
<td>21</td>
<td>40</td>
<td>86</td>
</tr>
<tr>
<td><strong>Forward move</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Time on sequential computer</td>
<td>26.5</td>
<td>22.2</td>
<td>233.8</td>
<td>831.3</td>
</tr>
<tr>
<td>Time on the snake</td>
<td>1.5</td>
<td>1.8</td>
<td>8.4</td>
<td>15.3</td>
</tr>
<tr>
<td>Number of equivalent PEs</td>
<td>17.2</td>
<td>12.1</td>
<td>27.7</td>
<td>54.5</td>
</tr>
<tr>
<td>Exploited parallelism (%)</td>
<td>74.9</td>
<td>57.5</td>
<td>69.3</td>
<td>63.3</td>
</tr>
<tr>
<td><strong>Back propagation</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Time on sequential computer</td>
<td>62.4</td>
<td>52.8</td>
<td>485.4</td>
<td>1762.3</td>
</tr>
<tr>
<td>Time on the snake</td>
<td>7.6</td>
<td>8.7</td>
<td>23.8</td>
<td>45.7</td>
</tr>
<tr>
<td>Number of equivalent PEs</td>
<td>8.2</td>
<td>6.0</td>
<td>20.3</td>
<td>38.6</td>
</tr>
<tr>
<td>Exploited parallelism (%)</td>
<td>35.7</td>
<td>28.6</td>
<td>50.8</td>
<td>44.8</td>
</tr>
</tbody>
</table>

Figure 17: Performance of three MLPs mapped on the snake, in terms of percentage of exploited parallelism: (a) MLP 20/15/8; (b) MLP 24/10/10/1; (c) MLP 112/32/8.

move are presented because they are practically identical to those on backpropagation. The curves present a typical ‘saw tooth’ behaviour, due to the mismatch between the number of PEs and the number of neurons in the various layers. Most interesting is that by increasing the number of PEs, the speed gain increases up to a maximum and then decreases, because if the number of PEs is too high with respect to the number of neurons, communication overhead becomes predominant. For each MLP, there is an optimum compromise between speed and number of PEs.

This falling off of performance due to communications is a general problem in any distributed system. The two classic ways of reducing this problem are either having more links or more powerful PEs, and doing fewer communications. In our case, the first approach would lead to an architectural change from a linear architecture to a grid or a hypercube one — a solution studied by many authors but yielding a much more complicated system. The second approach could be pursued by looking for more powerful computing elements and for faster data buses — a task made easier by the constant technological advances in these fields.

To study the snake performance on CP networks, we considered a CPN able to classify inputs composed of 20 parameters in 200 different classes. For such a network, $M = 200$ while $n + m = 20$. The performance of such a CPN is expressed again both in terms of speed gain over a sequential computer and in terms of percentage of exploited parallelism, varying the total number of PEs from 2 to 100. For a given number of PEs, the number of $P_0$ and $P_1$ has been varied and the best combination is reported. Figure 18 shows the performance of CPN implementation on the snake versus the number of PEs. The parallelism is very high, up to almost 95% for 11 PEs. As in the MLP case, the parallelism of the snake tends to decrease with the number of PEs, after the
Figure 18: Performance of the CPN with 200 middle neurons and 20 outlier neurons mapped on the snake, in terms of: (a) speed gain with respect to a sequential computer; (b) percentage of exploited parallelism.

Quoted peak for 11 PEs. By contrast, the speed-up tends to a limiting value of about 42 sequential PEs. With a further increase in the number of PEs, however, it can be shown that the speed-up tends to decrease. Figure 19 shows the performance of an architecture with 100 PEs, varying the number, $P_0$, of middle PEs. In this case, the efficiency of the snake increases up to a peak for 67 PEs and then tends to decrease. This kind of analysis is useful in determining the optimum percentage of PEs to assign to the middle layer versus the percentage of outlier PEs. The actual choice, however, also depends on the memory requirement for the various PEs.

6. Conclusions

In this paper we have presented an architecture for parallel digital implementation of neural networks. This architecture is a linear array and is very simple, but some characteristics of its data buses and a careful study of the implementation of the neural models on it give very good results and exploit the parallelism to a very high degree. Moreover, the architecture is completely general and not bounded to a particular model or to a particular NN size.

We have already made a first implementation of the architecture on a network of transputers, where it can be easily simulated and actually executed in parallel, and our performance estimates were confirmed. The power of the snake, however, can only be fully exploited using an appropriately developed VLSI chip, or a special board of DSP processors, which is the work presently in progress in our laboratory.

Acknowledgement

This work was supported in part by the Consiglio Nazionale delle Ricerche of Italy under the Strategic Project 'Rete Neurali' and in part by the Ministero della Ricerca Scientifica e Tecnologica of Italy.

References


and to no other neuron. The neurons of the first layer have their inputs connected to the inputs of the network.

The neuron \( n^{(s)}_k \), which occupies the \( k \)-th position of the generic \( s \)-th layer, is characterised by one output, \( o^{(s)}_k \), and \( N_{s-1} \) inputs, which are the outputs of the neurons of the preceding layer. The inputs of the first layer neurons are the inputs of the network, \( o^{(0)}_k \), \( k = 1, \ldots, N_0 \), where \( N_0 \) is the number of these inputs. For each input, \( j \), the neuron maintains a weight \( w^{(s)}_{kj} \) that is multiplied by the input to compute the quantity \( net^{(s)}_k \), according to the formula

\[
net^{(s)}_k = \sum_{j=1}^{N_{s-1}} w^{(s)}_{kj} o^{(s-1)}_j + \theta^{(s)}_k
\]  

(A.1)

where \( \theta_k^{(s)} \) is the offset of the neuron. The neuron output is computed by applying a non-linear, bounded function \( f() \), the squashing function, to the \( net^{(s)}_k \) value:

\[
o^{(s)}_k = f(net^{(s)}_k)
\]  

(A.2)

There are two operating modes of MLP: forward and learning. In forward mode, \( N_0 \) input signals are fed into the network and for each layer the outputs are computed and fed into the neurons of the next layer, up to the last layer, according to equations (A.1) and (A.2). In this mode, the weights and the thresholds are kept constant and determine the global behaviour of the network and its ability to process signals.

In learning mode, the weights and the offsets are adjusted in order to obtain the required network behaviour. The backpropagation (BP) is one of the most widely used algorithms in MLP performing such operation (network training). The BP requires a number of forward moves (computation of \( o^{(M)}_k \), \( k = 1, \ldots, N_M \), for a given input vector by equations (A.1) and (A.2)), each followed by a backward move, during which weight and offset adjustments occur. A network behaviour consists of a set of input/output pairs, each composed of \( N_0 \) input signals \( o^{(0)}_k (k = 1, \ldots, N_0) \), and \( N_M \) corresponding output signals \( d_j (j = 1, \ldots, N_M) \). The backward move consists of the computation of the following equations:

\[
\sigma^{(s)}_k = \begin{cases} 
  d_k - o^{(s)}_k & \text{for } s = M \\
  \sum_{j=1}^{N_{s-1}} w^{(s+1)}_{kj} o^{(s+1)}_j & \text{for } s = 1, \ldots, M - 1
\end{cases}
\]  

(A.3)

\[
\delta^{(s)}_k = \sigma^{(s)}_k f'(net^{(s)}_k) \quad k = 1, \ldots, N_s
\]  

(A.4)

\[
\Delta w^{(s)}_{kj} = \eta \delta^{(s)}_k o^{(s-1)}_j \quad k = 1, \ldots, N_s; \quad j = 1, \ldots, N_{s-1}
\]  

(A.5)

Appendix 1

In the multilayer perceptron (MLP) the neurons are grouped in sequentially connected layers. Figure 1(a) schematically shows the MLP neural network. The layers are \( M \), sequentially numbered from 1 to \( M \). Each layer is denoted by a layer index; in the formulae, the layer index is reported as superscript, enclosed in parentheses. The number of neurons of the generic layer \( s \) is denoted as \( N_s \). The neurons belonging to each layer are numbered in sequence, from 1 to \( N_s \). Each neuron is connected to all the neurons of the two adjacent layers.
\[ \Delta \theta_k^{(s)} = \eta \delta_k^{(s)} \quad k = 1, \ldots, N, \]  
(A.6)

where \( f() \) is the derivative of the squashing function \( f() \), \( \eta \) is a constant (learning rate), and \( \Delta w_k^{(s)} \) and \( \Delta \theta_k^{(s)} \) are respectively the weight and offset increments. By applying equations (A.3–A.6) iteratively from the last \( (s = M) \) to the first \( (s = 1) \) layer, the backward move is completed. During BP, input/output pairs defining the network behaviour are repeatedly applied to the network until a satisfactory learning is obtained. The actual updating of the weights and offsets is performed either at each iteration or at the end of a training set (in which case \( \Delta w_k^{(s)} \) and \( \Delta \theta_k^{(s)} \) accumulate the variations at each iteration).

Appendix 2

In CPN, the neurons are divided into three layers: a middle layer and two outstar layers (numbered respectively 3, 2 and 4 in Hecht-Nielsen (1988)). The middle layer is composed of \( N \) neurons and performs the task of classifying the inputs in \( N \) different classes. We will refer to its neurons as middle neurons. The middle layer is fully interconnected with both outstar layers and can exchange data with them; it also receives the external inputs to the network.

The two outstar layers are composed of \( n \) and \( m \) neurons respectively, and their purpose is to reconstruct an input pair \((x, y)\) to the network optimally. We will refer to these layers as \( x \)-layer and \( y \)-layer and to their neurons as \( x \)-neurons and \( y \)-neurons, respectively. Each outstar layer receives data from the middle layer and from the corresponding inputs \((x, y)\) (for \( x \)-layer, \( y \)-layer). The outputs of these layers are the outputs of CPN. As a matter of fact, the outstar layers have the same behaviour and can be considered just as a single outstar layer, composed of \( n + m \) neurons. In forward-only CPN, only the \( y \)-layer is present.

The CPN works as follows:

1. An input pair \((x, y)\) is fed into the middle layer. The total number of scalar inputs is \( n + m \). Each middle neuron computes a weighted sum of all these inputs. Let us call \( I_i \) the sum computed by the \( i \)-th middle neuron:

\[ I_i = \sum_{j=1}^{n} w_{ij} x_j + \sum_{j=1}^{m} V_{ij} y_j \]  
(A.7)

2. The maximum \( I_i \) is computed among middle neurons. Let us assume that the maximum is \( I_k \) — the sum of the \( k \)-th middle neuron.

3. The output \( z_i \) of every middle neuron is set to 0, except for that of the \( k \)-th neuron, which is set to 1.

4. The weights \( w \) and \( v \) belonging to the \( k \)-th neuron are updated according to the following equations:

\[ \Delta w_k = \alpha (x_j - u_k) \quad j = 1, \ldots, n \]
\[ \Delta v_k = \alpha (y_j - u_k) \quad j = 1, \ldots, m \]  
(A.8)

5. The outputs \( z_i \), together with network inputs \( z_j \), are fed into \( x \)-layer neurons. The \( i \)-th neuron first outputs the \( i \)-th component of the best estimate of input \( x \), corresponding to \( k \)-th class, and then updates this estimate:

output of \( i \)-th \( x \)-neuron, \( u_k^{i} \)  
(A.9)
update of \( u_k^{i} \), \( \Delta u_k^{i} = (x_i - u_k^{i}) \)  
(A.10)

6. The same operation is made on \( y \)-neurons, referring to input \( y \):

output of \( i \)-th \( y \)-neuron, \( u_k^{i} \)  
(A.11)
update of \( u_k^{i} \), \( \Delta u_k^{i} = (x_i - u_k^{i}) \)  
(A.12)

The CPN outputs are the outputs of outstar layers. They are a pair \((x', y')\) that, after learning through a proper number of example pairs, constitutes the best estimate of the input pair \((x, y)\).
The authors

Michele Marchesi
Michele Marchesi graduated from the University of Genoa, Italy, in Electronic Engineering in 1975 and Applied Mathematics in 1980. From 1976 to 1987 he was a Researcher at the Institute for Electronic Circuits, CNR Genoa. From 1987 to 1990 he was Associate Professor at the University of Ancona, Italy. Since November 1990 he has been Associate Professor of Network Theory at the Department of Biophysical and Electronic Engineering, University of Genoa. His main fields of interest are optimisation techniques applied to circuit design and neural networks.

Gianni Orlandi
Gianni Orlandi graduated from the University of Rome 'La Sapienza' in Electrical Engineering in 1972. From 1972 to 1978 he was with the U. Bordoni Foundation in Rome where he worked on circuit theory and digital signal processing. In 1978 he joined the Department of Information and Communication of the University of Rome 'La Sapienza', first as Assistant Professor and then as Associated Professor of Electrical Engineering. From 1986 to 1989 he was Professor at the Department of Electronics and Automatics of the University of Ancona, Italy, and since 1989 has been Professor of Electrical Engineering at the Department of Information and Communication of the University of Rome 'La Sapienza'. His research interests are in the areas of circuit theory, spectral estimation, array processing, parallel algorithms, VLSI parallel architectures and neural networks.

Francesco Piazza
Francesco Piazza graduated in Electrical Engineering from the University of Ancona, Italy in 1981. From 1981 to 1983 he worked on CCD-image processing at the Physics Department of the University of Ancona. In 1983 he worked at the Olivetti OSAI software development centre. In 1984 he was a consultant in the field of microprocessor-based systems and radar displays. In 1985 he joined the Department of Electronics and Automatics of the University of Ancona as Researcher in Electrical Engineering. He is now Associated Professor of Electrical Engineering at the same institution. His current research interests are in the areas of circuit theory and digital signal processing and include parallel algorithms and VLSI architectures, neural networks and DSP software systems.
Aurelio Uncini

Aurelio Uncini received a 'laurea' degree in Electrical Engineering from the University of Ancona, Italy in 1983. From 1984 to 1986 he was with the U. Bordoni Foundation in Rome, engaged in research associated with the Department of Electronics and Automatics, University of Ancona. His research interests include digital signal processing, digital circuit theory, spectrum analysis and neural networks.